Abstract -PHENIX is the largest of the four experiments currently taking data at the Relativistic Heavy Ion Collider (RHIC), and the iFVTX is a new pixel tracker which will be installed in the forward tracker region of PHENIX. Fermilab has developed a complete test stand system for the examination of FPix2.1 modules, hybrids, and pixel chips that will be installed in the iFVTX. The system is currently in use for chip, module, and wafer testing at Fermilab. The test stand architecture is flexible and can be adapted to new requirements. In this paper, the software and hardware integration will be discussed followed by an analysis of the advantages of choosing a modular approach for the system. Finally, a selection of tests supported by the system, along with sample results, will be presented and explained.
I. INTRODUCTION
TH E test stand system for the iFVTX silicon detector of the Pioneering High Energy Nuclear Interaction eXperiment (PHENIX) is designed to analyze and characterize the pixel chips that will become part of the future detector [1] . The information gathered and generated by the test stand will be used to determine the quality of every potential detector chip. Since the system will be operated during the research, development, and production phases of the PHIENIX project, it is crucial that the system provide pertinent grading mechanisms, user-friendly interfaces, and timely results.
It is also important for the test stand to facilitate the accurate interpretation of the data to avoid inefficiency. Too many false positives and the detector will not function; too many false negatives and money is wasted. Great care had to go into the design of the test stand such that neither condition ensued.
At various stages in the detector's production pipeline, individual chips and multi-chip modules must be diagnosed by the test stand. The defective chips will then be filtered out in an effort to minimize the number of faulty components that ultimately reach the detector. Furthermore, the chips that meet Manuscript The flexibility afforded by software allows for a more natural interface to hardware. The PHENIX test stand takes advantage of this fact -with firmware to bridge the gap. This section will offer an overview of the system as the data path is traversed from its origin, the pixel chip, to its final destination, the application-level software.
A. Hardware The focal point of the test stand is the FPix2. 1 pixel readout chip shown in Fig. 1 [2] , [3] . The readout chip is the entity that generates the data, receives commands, and requires diagnosis. It is capable of generating hit data in two ways: by either detecting electrical charge that is deposited on the surface of a bump-bonded sensor, or by detecting artificial charge imparted through its test-inject line. The first method requires a hybrid chip; the readout chip together with a sensor is referred to as a hybrid. A hybrid is capable of detecting charge on its sensor with extraordinary sensitivity and precision by amplifying the signal generated by a passing particle. With proper calibration, charged particles differing by only 200 electrons can be discriminated and their positions known to a precision of better than 6 ptm using the 22 by 128 pixel grid of the FPix2.1.
The alternative hit generation method, exploiting the testinject line, does not require the chip to have a sensor. This method is useful for the purposes of debugging, calibrating, and diagnosing readout chips. It provides a mechanism to mimic a hit by injecting an artificial pulse to a specified pixel.
Although the sources may be different, the hit response to either method is the same. When a hit is detected, the row and column information associated with the affected cells is reported, along with a 3-bit ADC value and time stamp.
The next piece in the data path is the High Density Interconnect (HDI). Due to the small size and numerous signals of the FPix2. 1, feature size constraints are demanding. These constraints, together with the added requirement of low mass, make the HDI a necessity. The HDI is a flex circuit with 50 ptm copper traces, 50 ptm center-to-center pitch, and 150 ptm via pads [4] . Up to eight readout chips can be installed on a single HDI flex circuit. These eight-chip modules are the building blocks of the iFVTX detector [5] . The HDI has the responsibility of carrying the signals between the pixel chip and the port card. The port card is a printed circuit board that provides a packaged testing interface for the HDI and any number of chips present on the HDI. The port card includes access to the power and signal lines of the HDI. Also, the board is designed to fit into a plastic dark-box to prevent ambient light from affecting the device under test.
B. Firmware
The firmware is the means by which communication can occur between the software and the hardware. The firmware carrier for this test stand is the Xilinx Virtex-4 FPGA. It is situated on a PCI compatible board known as the PTA2 [6] .
The firmware allows for the transfer of control signals, from PC to chip, and of data, from chip to PC. In short, it does this by converting the LVDS signals, which make up the chip interface, to PCI bus data lines that make up the PC interface.
The clocks for the readout chip are also generated by the firmware; additionally, the firmware serializes and deserializes data to provide the compatibility across platforms. It is an essential link between the FPix2.1 and the application-level software.
C. Software The end of the data road lies within the application-level software. The main software application for the PHENIX test stand is known as Pinga. It was designed using Microsoft Visual C++ as an MFC application because of the readily available modular features included with such an application, and the modular approach to which test stands lend themselves. Fig. 3 . Shown above is Pinga, the graphical user interface to the PHENIX test stand, where real-time display occurs and commands to the FPix2. 1 are generated.
There are also several add-on software applications for offline data analysis. Pinga does most of the real-time data acquisition and real-time graphical display, but for extensive calculations and more insightful illustrations the computation has to be done offline.
III. THE MODULAR APPROACH
Prior to assembling the test bench, careful planning went towards incorporating a modular approach into every aspect of the design.
Currently, with respect to the firmware and software, chips can be transparently added to and subtracted from the system. The infrastructure is also present to allow multiple modules per PTA card, and multiple PTA's per PCI bus.
Regarding the actual software source code, the entire design is modular. Microsoft Visual C++ facilitates the use of message-to-module interfaces -where actions taken by the user set off messages, which in turn trigger the execution of blocks of code. This type of interface is useful for quickly adding and removing functionality.
The concept of software modularity focuses on a building block approach. Simple blocks, such as writing or reading a byte of data, are built upon to create incrementally more complicated blocks. It is then possible to view which pixels fired, as expected, via the graphical user interface.
3) Inject Scan. This procedure is similar to Test Acquire except that it tests every pixel on the chip systematically. This is needed to properly calibrate the FPix2. 1 readout chip.
The calibration process injects charge on the calibration capacitor to determine the mean and dispersion, of the threshold and noise, of the chip [7] . Characterizing the chips, and their individual pixels, is vital to associating meaning to the output and recognizing fault tendencies. Since the test stand is used as a research and development tool, these results can ultimately lead to suggested improvements for future chip designs. The PHENIX test bench was used to determine the feasibility of using the FPix2.1 as a triggering device for a future data acquisition system. It was determined that a suitable trigger pulse could be achieved [8] , [9] . The goal of the wafer testing is to obtain a wafer map of the good and bad bare die chips prior to dicing the wafer as part of the diagnosis chain. Removing poor performers before they even reach a test module will ultimately save time, effort, and money.
After the necessary data is recorded a wafer report can be generated like the one in Fig. 8 . 2) Hit Map. This test provides real-time feedback as to which pixels are firing and how frequently -usually while a chip is exposed to a controlled radioactive source.
Pinga is able to generate a real-time color coded image that provides useful threshold information along with a visual of the radiation dispersion. Offline applications are available to further visualize the Hit Map data as shown in Fig. 10. [4]
[5] Fig. 10 . The figure above shows a 3-D view of hit maps generated by an offline application. At the top, the hits were caused by a uniform radiation source centered on the chip. At the bottom, the radiation was centered between chips three and four of a five-chip module.
3) Absolute Calibration. This diagnostic is required in order to associate a concrete energy value -usually in terms of electron charge -to the ADC readout. First, the chip is subjected to radiation from an x-ray source. Then, by calibrating the ADC threshold registers of the chip, it is possible to correlate the known energy level to the binary values of the threshold registers by recording the register values when pixels begin to respond to the radiation. In this way, ADC values can be converted back to meaningful energies in post-analysis.
